

Sub
A1

- | 1913 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|
| 1913 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 |

- Sub
A2

- ~~micon
ayers i~~

- 25

- pair of impurity regions of the second conductivity type each

include the low concentration impurity region, the intermediate concentration impurity region and the high concentration impurity region sequentially arranged in this order from the region located underneath the first electrode.

5

6. A semiconductor device as set forth in claim 1, wherein the intermediate concentration impurity region is provided only in a surface portion of the semiconductor substrate, or extend from the surface portion of the semiconductor substrate to the inside of the substrate as surrounding the high concentration impurity region, or as being partly or entirely surrounded by the low concentration impurity region.

10

7. A semiconductor device as set forth in claim 1, wherein the high concentration impurity region is provided as being surrounded by the low concentration impurity region and the intermediate concentration impurity region, or surrounded only by the low concentration impurity region.

15

8. A semiconductor device as set forth in claim 1, wherein the low concentration impurity region has an impurity concentration on the order of 10^{18} ions/cm³, the intermediate concentration impurity region has an impurity concentration on the order of 1×10^{18} to 10^{19} ions/cm³, and the high concentration impurity region has an impurity concentration on the order of 1×10^{20} to 10^{21} ions/cm³.

20

25

9. A semiconductor device as set forth in claim 1, wherein the

low concentration impurity region is disposed at a depth of 100 to 600 nm, the intermediate concentration impurity is disposed at a depth of about 100 to about 600 nm, and the high concentration impurity region is disposed at a depth of about 100 to about 400 nm as measured from the surface of the semiconductor substrate.

10. A semiconductor device as set forth in claim 1, wherein the first electrode has a greater thickness than the second electrode.

11. A semiconductor device as set forth in claim 1, wherein the second electrode entirely covers the first electrode and further extends to one side or opposite sides of the first electrode on the semiconductor substrate, or disposed only on the first electrode having a smaller size than the first electrode.

12. A semiconductor device as set forth in claim 1, wherein the first electrode and the second electrode serve as a floating gate electrode and a control gate electrode, respectively, of a memory transistor.

13. A process for fabricating a semiconductor device, comprising the steps of:

- (i) forming a gate insulation film on a semiconductor substrate of a first conductivity type and forming a first electrode on the gate insulation film;
- (ii) subjecting the resulting substrate to implantation of ions of a second conductivity type by using the first electrode as a mask;

(iii) forming an intermediate insulation film on the resulting semiconductor substrate and forming a second electrode on the intermediate insulation film with at least a part of the second electrode being disposed on the first electrode;

5 (iv) subjecting the resulting substrate to implantation of ions of the second conductivity type with an implantation energy that causes the ions to be implanted into a region of the semiconductor substrate formed with either of the first and second electrodes but forbids the ions to be implanted into a region of the semiconductor
10 substrate formed with the first and second electrodes in a stacked relation; and

(v) subjecting the resulting substrate to implantation of ions of the second conductivity type with an implantation energy that forbids the ions to penetrate through the first electrode and the
15 second electrode;

whereby the semiconductor device is fabricated as having at least one impurity region of the second conductivity type including a low concentration impurity region, an intermediate concentration impurity region and a high concentration impurity
20 region sequentially arranged in this order from a region located underneath the first electrode.

14. A process as set forth in claim 13, further comprising the step of forming sidewall insulation films on side walls of at least
25 one of the first electrode and the second electrode between the steps (iv) and (v), wherein the implantation energy to be employed for the implantation of the ions of the second conductivity type in the step (v) is at a level that forbids the ions to penetrate through

the sidewall insulation films.

15. A process as set forth in claim 13, further comprising the steps of: forming sidewall insulation films on side walls of at least one of the first electrode and the second electrode between the steps (iv) and (v); and forming conductive layers on at least one of the first electrode and the second electrode and on the high concentration impurity region through a salicide process employing a high melting point metal film after the step (v).

16. A process as set forth in claim 13, wherein the second electrode has a smaller thickness than the first electrode.

17. A process as set forth in claim 13, wherein the second electrode is formed as entirely covering the first electrode and further extending to one side or opposite sides of the first electrode on the semiconductor substrate, or disposing only on the first electrode having a smaller size than the first electrode.